Regviz

NXP Semiconductors /LPC11Exx /SYSCON /STARTERP0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as STARTERP0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC11E6x/SYSCON/STARTERP0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DISABLED)PINT0 0 (DISABLED)PINT1 0 (DISABLED)PINT2 0 (DISABLED)PINT3 0 (DISABLED)PINT4 0 (DISABLED)PINT5 0 (DISABLED)PINT6 0 (DISABLED)PINT7 0RESERVED

PINT7=DISABLED, PINT6=DISABLED, PINT0=DISABLED, PINT2=DISABLED, PINT3=DISABLED, PINT4=DISABLED, PINT5=DISABLED, PINT1=DISABLED

Description

Start logic 0 interrupt wake-up enable register 0

Fields

PINT0

Pin interrupt 0 wake-up

0 (DISABLED): Disabled

1 (ENABLED): Enabled
PINT1

Pin interrupt 1 wake-up

0 (DISABLED): Disabled

1 (ENABLED): Enabled
PINT2

Pin interrupt 2 wake-up

0 (DISABLED): Disabled

1 (ENABLED): Enabled
PINT3

Pin interrupt 3 wake-up

0 (DISABLED): Disabled

1 (ENABLED): Enabled
PINT4

Pin interrupt 4 wake-up

0 (DISABLED): Disabled

1 (ENABLED): Enabled
PINT5

Pin interrupt 5 wake-up

0 (DISABLED): Disabled

1 (ENABLED): Enabled
PINT6

Pin interrupt 6 wake-up

0 (DISABLED): Disabled

1 (ENABLED): Enabled
PINT7

Pin interrupt 7 wake-up

0 (DISABLED): Disabled

1 (ENABLED): Enabled
RESERVED

Reserved

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data